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Wireless Ad hoc network is a system consisted by mobile nodes which 
communicated through wireless channel. Firstly this kind of network comes from 
military communication and now it becomes a hot spot in civil use domain. The 
characteristics of this network are: without relying on pre-existing fixed network 
infrastructure, without center control station, with distributed administration, with 
mobile independent nodes, with dynamic topological and organized self-motion. This 
thesis comes from the research of microwave communication system. As organized 
network method without center, this thesis gives the design and implementation of 
MAC layer protocol. 
Firstly, this thesis analyses existent network configuration and method of 
multiple access, then give the design of multiple access protocol for our system. We 
use plane network configuration and TDMA mode media access technology. For 
control channels, we use S-Aloha method for access and after access succeeded, user 
can occupy one control channel alone and don’t for multiple process. For shared 
traffic channels, user can get fixed time slot by reserving through dedicated control 
channel.  
Secondly, this thesis design the hardware platform based on demand of system. 
We choose MPC850 as the main CPU of system and use Xilinx’s Spartan-3 series 
FPGA to combine the input and output data as package and decompose package. 
There are many interface circuits design such as I2C，RS422，100BASE-T and so on 
in the system. The design of clock adjust circuit is an improvement of traditional bit 
rate adjustment method. 
Finally, this thesis describes the design method of FPGA in multiple access 
system. These designs include Ethernet interface driver module, data package 
assembly and resolving module, clock module, store module and simple error code 
ratio detector. This paper gives the detailed description of the key design technique. 
The main designs are the method of multi clock generation, the bit clock recover 
circuit based on integral DPLL, common asynchronies FIFO and etc. These designs 
have some practical engineering value.  
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自组网有许多英文名称[1]，例如 Ad Hoc Network、Self-organizing Network、
Infrastructure less Network、Multi-hop Network、Packet Radio Network，其中 常
用的是 Ad Hoc Network。它的基本含义是“专门为某一特定目的的，即席的，即
兴的，事先未准备的”。在无线移动自组网中，Ad Hoc 代表无事先准备的、临时
性的含义。 
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1.2.1 基于 Ad Hoc 技术的通信系统计划 
1.2.1.1 全球移动信息系统（GloMo）计划 



















GloMo 计划是在 DARPA 原来研究项目的基础上进行的。 
WINGs[4]是 GloMo 计划中的一个项目，该项目的主要目标是将无线移动自
组网与多媒体 Internet 无缝地结合。该项目在信道接入、链路控制和路由方面提












台，作为实现旅或者旅以下战术作战中心 TOC（TOC，Tactical Operations Center）
之间通信的骨干无线电台。 
1.2.1.3 自适应通信 




（FCS，Future Combat System）和目标部队（objective force）的通信需要以及战
场指挥系统基础结构的可移动性，形成一个未来战场所需要的无缝隙通信体系结
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100km-100m 的节点间的数据传输速率为 56kb/s-15Mb/s。而传输容量为 100Mb/s
的无线网络估计至少到 2010 年才能实现。 
1.2.2 武器装备的智能化 
Ad Hoc 技术应用在武器装备上主要是基于传感器网的应用，研究热点主要
有：自愈式雷场系统（Self-Healing Minefield System），智能尘埃（Smart Dust），
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